prjtrellis
apio
Our great sponsors
| prjtrellis | apio | |
|---|---|---|
| 5 | 3 | |
| 381 | 753 | |
| 0.0% | 3.5% | |
| 8.5 | 9.7 | |
| 3 months ago | 12 days ago | |
| Python | Verilog | |
| GNU General Public License v3.0 or later | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
prjtrellis
- Project Trellis – Documenting the Lattice ECP5 FPGA Bitstream Format
-
Learning Verilog and FPGA
Yosys, the underlying compiler of ice studio, also targets the much bigger ECP5 FPGA, also by Lattice, which is called Project Trellis: https://github.com/YosysHQ/prjtrellis
Yosys functions more like a software open source tool. So command line compiling. It also has a REPL. It is very quick compared to the commercial solutions. Especially around compile times which can take seconds instead of minutes. YMMV, but I think the consensus is that it's a lot more convenient to use.
In general the hardware toolchains feel very ancient compared to software toolchains.
- Project Trellis – fully open-source flow for ECP5 FPGAs, using Yosys and nextpnr
- 5% of 666 Python repos had comma typo bugs (inc V8, TensorFlow and PyTorch)
-
Lattice ECP3 - any way of working withe them with free license ?
Not that it will lead to anything soon, you could put a feature request in at Project Trellis and offer to test things, or provide hardware if you have extra.
apio
-
Looking for help getting started with TinyFPGA
apio is a python package you drive from the command line. I didn't know somebody had done an integration with Atom. I've installed and used apio on my phone. I wouldn't really recommend doing that, but it shows what's possible.
-
Learning Verilog and FPGA
I've had good experiences using Upduino 3.0 and 3.1 [0] with the IceStorm tools via apio [1]. I wrote a blog post [2] with some info on getting things set up via Linux. All you need is the Upduino board, which interfaces to your host system via USB (so no special programmer is needed).
[0] https://tinyvision.ai/products/upduino-v3-1
[1] https://github.com/FPGAwars/apio
[2] https://daveho.github.io/2021/02/07/upduino3-getting-started...
-
FPGA dev board that's cheap, simple and supported by OSS toolchain
if you're more comfortable with the CLI, you should take a look at the apio project (https://github.com/FPGAwars/apio). It neatly bundles all the required tools. Regarding HDLs, I'm still learning so can't offer any good advice on that.
What are some alternatives?
Vulkan-ValidationLayers - Vulkan Validation Layers (VVL)
open-fpga-verilog-tutorial - Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
UPduino-v3.0 - UPduino 3.0: new 4 layer layout, various other improvements
quickstep - Quickstep project
f4pga-arch-defs - FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
edalize - An abstraction library for interfacing EDA tools
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
icestudio - :snowflake: Visual editor for open FPGA boards
6502-exp - 6502 Computer FPGA Peripherals
fomu-toolchain - A collection of tools for developing for Fomu