apio
open-fpga-verilog-tutorial
Our great sponsors
apio | open-fpga-verilog-tutorial | |
---|---|---|
3 | 3 | |
741 | 723 | |
4.0% | - | |
9.7 | 0.0 | |
6 days ago | almost 4 years ago | |
Verilog | Verilog | |
GNU General Public License v3.0 only | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
apio
-
Learning Verilog and FPGA
I've had good experiences using Upduino 3.0 and 3.1 [0] with the IceStorm tools via apio [1]. I wrote a blog post [2] with some info on getting things set up via Linux. All you need is the Upduino board, which interfaces to your host system via USB (so no special programmer is needed).
[0] https://tinyvision.ai/products/upduino-v3-1
[1] https://github.com/FPGAwars/apio
[2] https://daveho.github.io/2021/02/07/upduino3-getting-started...
-
FPGA dev board that's cheap, simple and supported by OSS toolchain
if you're more comfortable with the CLI, you should take a look at the apio project (https://github.com/FPGAwars/apio). It neatly bundles all the required tools. Regarding HDLs, I'm still learning so can't offer any good advice on that.
open-fpga-verilog-tutorial
We haven't tracked posts mentioning open-fpga-verilog-tutorial yet.
Tracking mentions began in Dec 2020.
What are some alternatives?
icestudio - :snowflake: Visual editor for open FPGA boards
UPduino-v3.0 - UPduino 3.0: new 4 layer layout, various other improvements
f4pga-arch-defs - FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
edalize - An abstraction library for interfacing EDA tools
fomu-toolchain - A collection of tools for developing for Fomu
uhd - The USRP™ Hardware Driver Repository
nmigen-tutorial - A tutorial for using nmigen
NTHU-ICLAB - 清華大學 | 積體電路設計實驗 (IC LAB) | 110上
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
FPGA_Asynchronous_FIFO - FIFO implementation with different clock domains for read and write.
openpiton - The OpenPiton Platform