hVHDL_example_project
hVHDL_floating_point
hVHDL_example_project | hVHDL_floating_point | |
---|---|---|
10 | 3 | |
20 | 13 | |
- | - | |
8.9 | 8.2 | |
about 2 months ago | 18 days ago | |
VHDL | VHDL | |
MIT License | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
hVHDL_example_project
-
Designing with Lattice Diamond
https://github.com/hVHDL/hVHDL_example_project for instructions how to build it from tcl script
- Vivado Project vs Non-Project Mode
- A couple of questions for the experts
- Due to the supply chain issue I want to migrate from Xilinx Artix 7 to Efinix
- Changing dev flow from GUI to command line / scripting ?
- Folks who work as full time FPGA engineers, do you ever write any object oriented code?
- Choice of Python HDL library
- Create a common bus between multiple components in VHDL
- Present day analogues for Handel C / Impulse C?
hVHDL_floating_point
- Generating pipeline stages automatically?
-
Choice of Python HDL library
The file has 86 lines, but this functionality could be implemented with just 10 lines of code by using a procedure call to create_first_order_filter which can is defined here https://github.com/hVHDL/hVHDL_floating_point/blob/main/float_first_order_filter/float_first_order_filter_pkg.vhd
- How would you go about writing a pipeline with backpressure? - VHDL
What are some alternatives?
pymtl3 - Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
migen - A Python toolbox for building complex digital hardware
magma - magma circuits
hVHDL_fixed_point - VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.
PipelineC - A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
myhdl - The MyHDL development repository
litex - Build your hardware, easily!