hVHDL_example_project Alternatives

Similar projects and alternatives to hVHDL_example_project

• PipelineC

  46 541 9.4 Python hVHDL_example_project VS PipelineC

  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

• litex

  29 2,683 9.7 C hVHDL_example_project VS litex

  Build your hardware, easily!

• WorkOS

  workos.com sponsored

  The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.

  

• myhdl

  15 1,003 5.1 Python hVHDL_example_project VS myhdl

  The MyHDL development repository

  

• pymtl3

  5 348 5.2 Python hVHDL_example_project VS pymtl3

  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework

  

• rohd

  8 347 8.2 Dart hVHDL_example_project VS rohd

  The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.

  

• migen

  4 1,155 5.2 Python hVHDL_example_project VS migen

  A Python toolbox for building complex digital hardware

  

• hVHDL_floating_point

  3 11 8.3 VHDL hVHDL_example_project VS hVHDL_floating_point

  high level VHDL floating point library for synthesis in fpga

  

• InfluxDB

  www.influxdata.com sponsored

  Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

  

• vunit

  10 681 8.3 VHDL hVHDL_example_project VS vunit

  VUnit is a unit testing framework for VHDL/SystemVerilog

  

• magma

  3 238 8.6 Python hVHDL_example_project VS magma

  magma circuits (by phanrahan)

• hVHDL_fixed_point

  3 17 8.3 VHDL hVHDL_example_project VS hVHDL_fixed_point

  VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.

  

• TDP-11

  3 0 0.0 VHDL hVHDL_example_project VS TDP-11

• hVHDL_fpga_interconnect

  3 5 3.5 VHDL hVHDL_example_project VS hVHDL_fpga_interconnect

  interconnecting bus written in VHDL for accessing data in FPGA modules

  

• ruckus

  2 63 7.4 Tcl hVHDL_example_project VS ruckus

  Vivado build system

  

• vivado_setup

  1 92 10.0 hVHDL_example_project VS vivado_setup

  How to set up Xilinx Vivado for source control

• SaaSHub

  www.saashub.com sponsored

  SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives