hVHDL_example_project
PipelineC
hVHDL_example_project | PipelineC | |
---|---|---|
10 | 46 | |
20 | 544 | |
- | - | |
8.9 | 9.5 | |
about 2 months ago | 2 days ago | |
VHDL | Python | |
MIT License | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
hVHDL_example_project
-
Designing with Lattice Diamond
https://github.com/hVHDL/hVHDL_example_project for instructions how to build it from tcl script
- Vivado Project vs Non-Project Mode
- A couple of questions for the experts
- Due to the supply chain issue I want to migrate from Xilinx Artix 7 to Efinix
- Changing dev flow from GUI to command line / scripting ?
- Folks who work as full time FPGA engineers, do you ever write any object oriented code?
- Choice of Python HDL library
- Create a common bus between multiple components in VHDL
- Present day analogues for Handel C / Impulse C?
PipelineC
-
PipelineC Example: FM Radio Demodulation (FPGA SDR)
Related: PipelineC: A C-like hardware description language (HDL):
https://github.com/JulianKemmerer/PipelineC
- Generate non-CPU FPGA circuits from a C-like language
- What makes C, Verilog, Java, Python, etc. so different?
-
What are your private FPGA projects and why?
https://github.com/JulianKemmerer/PipelineC :)
-
What's the right path to learning for someone coming from software?
However, I think its still possible to have a productive C->HDL journey. Check out PipelineC, https://github.com/JulianKemmerer/PipelineC, its meant for folks with C experience to get right into doing RTL style reasoning :)
- Seeking Advice on How to approch RTL Programming
-
Using FPGAs for computations as a beginner
https://github.com/JulianKemmerer/PipelineC-Graphics/blob/main/doc/Sphery-vs-Shapes.pdf https://github.com/JulianKemmerer/PipelineC
-
Generating pipeline stages automatically?
This is exactly what the PipelineC tool was made for. https://github.com/JulianKemmerer/PipelineC
- Does Xilinx use multiplication algorithms to speed up/reduce the multipliers size?
- Sphery vs. Shapes, the first raytraced game that is not software
What are some alternatives?
pymtl3 - Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
pygears - HW Design: A Functional Approach
hVHDL_floating_point - high level VHDL floating point library for synthesis in fpga
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
migen - A Python toolbox for building complex digital hardware
pycparser - :snake: Complete C99 parser in pure Python
magma - magma circuits
nngen - NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
litex - Build your hardware, easily!
hls4ml - Machine learning on FPGAs using HLS
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
antikernel - The Antikernel operating system project