PipelineC
pygears
| PipelineC | pygears | |
|---|---|---|
| 46 | 5 | |
| 544 | 143 | |
| - | - | |
| 9.5 | 0.0 | |
| 2 days ago | 10 months ago | |
| Python | Python | |
| GNU General Public License v3.0 only | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
PipelineC
-
PipelineC Example: FM Radio Demodulation (FPGA SDR)
Related: PipelineC: A C-like hardware description language (HDL):
https://github.com/JulianKemmerer/PipelineC
- Generate non-CPU FPGA circuits from a C-like language
- What makes C, Verilog, Java, Python, etc. so different?
-
What are your private FPGA projects and why?
https://github.com/JulianKemmerer/PipelineC :)
-
What's the right path to learning for someone coming from software?
However, I think its still possible to have a productive C->HDL journey. Check out PipelineC, https://github.com/JulianKemmerer/PipelineC, its meant for folks with C experience to get right into doing RTL style reasoning :)
- Seeking Advice on How to approch RTL Programming
-
Using FPGAs for computations as a beginner
https://github.com/JulianKemmerer/PipelineC-Graphics/blob/main/doc/Sphery-vs-Shapes.pdf https://github.com/JulianKemmerer/PipelineC
-
Generating pipeline stages automatically?
This is exactly what the PipelineC tool was made for. https://github.com/JulianKemmerer/PipelineC
- Does Xilinx use multiplication algorithms to speed up/reduce the multipliers size?
- Sphery vs. Shapes, the first raytraced game that is not software
pygears
-
UCLA Adopts PyGears, an Open Source Framework for FPGA AI Design
More about it can be found here: https://github.com/bogdanvuk/pygears/tree/master/pygears/hls
-
[FOSS] PyGears - Python framework za razvoj i akceleraciju HW distribuiranih sistema
Dok sajt samog projekta mozete naci na: www.pygears.org
-
What is the field of AI acceleration like?
I'm currently part of OpenSource project called PyGears: www.pygears.org
-
How profitable is it to sell FPGA IP Cores? Do you think this is a good thing for a startup?
Also, we open-sourced part of our tools, among them is our PyGears - a free framework that lets you design hardware using high-level Python constructs and compiles it to synthesizable SystemVerilog or Verilog code.
-
PyGears - a functional approach to augmenting RTL methodology
Get source from GitHub: 📷GitHub - bogdanvuk/pygears: HW Design: A Functional Approach
What are some alternatives?
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
amaranth - A modern hardware definition language and toolchain based on Python
pycparser - :snake: Complete C99 parser in pure Python
skillbridge - A seamless python to Cadence Virtuoso Skill interface
nngen - NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
hls4ml - Machine learning on FPGAs using HLS
branding - Rocky Linux's official branding assets
antikernel - The Antikernel operating system project
FPGA_HW_SIM_FWK_2 - FPGA Hardware Simulation Framework
bsc - Bluespec Compiler (BSC)
PeakRDL-uvm - Generate UVM register model from compiled SystemRDL input