cs2410
qtrvsim
| cs2410 | qtrvsim | |
|---|---|---|
| 1 | 1 | |
| 3 | 425 | |
| - | 7.1% | |
| 6.5 | 8.9 | |
| 12 months ago | 8 days ago | |
| C++ | C++ | |
| - | GNU General Public License v3.0 only |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
cs2410
-
Sophie Wilson. She designed the architecture behind your phone’s CPU. She is also a trans woman.
Here is a CPU simulator that I made during the Spring semester, which implements a subset of the RISC V ISA. :)
qtrvsim
-
How a CPU works: Bare metal C on my RISC-V toy CPU
- source & native releases: https://github.com/cvut/qtrvsim
It visualizes the inner workings of a basic RISC-V CPU, you can choose a basic single-cycle CPU, or a full 5-stage pipelined CPU with a hazard unit.
I also recently wrote a 5-stage RISC-V CPU in SystemVerilog, the implementation should be reasonably well-commented: https://github.com/MatejKafka/risc-v_pipelined_cpu
What are some alternatives?
gem5 - The official repository for the gem5 computer-system architecture simulator.
Astro8-Computer - Custom 16-bit homebrew CPU, emulator, renderer, circuit, and language
ChampSim - ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture community.
Kite - Kite: Architecture Simulator for RISC-V Instruction Set
fpga-experiments
risc-v_pipelined_cpu - RISC-V CPU with a 5-stage pipeline, written in SystemVerilog
Digital - A digital logic designer and circuit simulator.
Ripes - A graphical processor simulator and assembly editor for the RISC-V ISA