How a CPU works: Bare metal C on my RISC-V toy CPU

• Digital

  30 2,936 6.9 Java

  A digital logic designer and circuit simulator.

  I have been building a CPU using: https://github.com/hneemann/Digital

  Much faster than Logisim, UI a little clunky, but my CPU runs around 0.5Mhz and it has very nice peripherals like Telnet, graphics ram, VGA etc

  Terrible name that is hard to google, but great tool.

• fpga-experiments

  1 6 10.0 Python

  You are right :)

  Here's the repo: https://github.com/fnoeding/fpga-experiments

  I'll update the post with it too.

• Sonar

  www.sonarsource.com

  sponsored

  Write Clean Java Code. Always.. Sonar helps you commit clean code every time. With over 600 unique rules to find Java bugs, code smells & vulnerabilities, Sonar finds the issues while you focus on the work.

  

• qtrvsim

  1 90 10.0 C++

  RISC-V CPU simulator for education purposes

  

  - source & native releases: https://github.com/cvut/qtrvsim

  It visualizes the inner workings of a basic RISC-V CPU, you can choose a basic single-cycle CPU, or a full 5-stage pipelined CPU with a hazard unit.

  I also recently wrote a 5-stage RISC-V CPU in SystemVerilog, the implementation should be reasonably well-commented: https://github.com/MatejKafka/risc-v_pipelined_cpu

• risc-v_pipelined_cpu

  1 0 10.0 SystemVerilog

  RISC-V CPU with a 5-stage pipeline, written in SystemVerilog

  - source & native releases: https://github.com/cvut/qtrvsim

  It visualizes the inner workings of a basic RISC-V CPU, you can choose a basic single-cycle CPU, or a full 5-stage pipelined CPU with a hazard unit.

  I also recently wrote a 5-stage RISC-V CPU in SystemVerilog, the implementation should be reasonably well-commented: https://github.com/MatejKafka/risc-v_pipelined_cpu

Suggest a related project