AXI4 VS vc_axi

Compare AXI4 vs vc_axi and see what are their differences.

AXI4

AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components (by OSVVM)
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
AXI4 vc_axi
4 1
103 4
5.0% -
7.6 10.0
22 days ago almost 5 years ago
VHDL VHDL
GNU General Public License v3.0 or later -
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

AXI4

Posts with mentions or reviews of AXI4. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2023-02-02.

vc_axi

Posts with mentions or reviews of vc_axi. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-02-15.

What are some alternatives?

When comparing AXI4 and vc_axi you can also consider the following projects:

vunit - VUnit is a unit testing framework for VHDL/SystemVerilog

UVVM - UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/

ravenoc - RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications

rust_hdl

spi-to-axi-bridge - An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.

spi-fpga - SPI master and SPI slave for FPGA written in VHDL

wb2axip - Bus bridges and other odds and ends

forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL

OsvvmLibraries - Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.