wd65c02

Cycle accurate FPGA implementation of various 6502 CPU variants (by CompuSAR)

Wd65c02 Alternatives

Similar projects and alternatives to wd65c02

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better wd65c02 alternative or higher similarity.

wd65c02 reviews and mentions

Posts with mentions or reviews of wd65c02. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-11-15.
  • Beginner Verilog Testing Question
    1 project | /r/FPGA | 13 Feb 2022
    I'm implementing a 6502. I wrote a test-bench program in Verilog that takes a mem file for the test program, and another for the test-plan, and verifies the CPU's execution against the test plan. You can check it out. Feel free to steal ideas. You can even use the code itself, so long as you honor the GPL it's under. Here is a link to the actual file inside the project.
  • Building Ben's 8-bit CPU in VHDL (to learn a bit about FPGAs). Baby Step 1: Clock Module...
    2 projects | /r/beneater | 15 Nov 2021
    I started such a project in VeriLog once, if you want a reference. I abandoned it before getting to branches, however, in favor of writing a 6502 implementation.
  • Stages of prototyping a RISC-V processor on an FPGA?
    3 projects | /r/FPGA | 21 Oct 2021
    You can look for ideas at my test bench. The testbench is available here. Don't copy any actual code unless you are willing to abide by the GPL, though. I doubt it will help you in the literal way, anyways, as it is built for testing a CISC CPU, so some adaptations will be required no matter how free you are to use the code. I am hoping it will give you some ideas.
  • Debugging a timing loop
    1 project | /r/FPGA | 3 Oct 2021
    I have a design (available here) that has loops in the timing report after implementation. The problem is that I cannot seem to trace the nets I'm seeing in the report to my code, and those I did manage to trace seem to be routed through non-blocking assignments. I'm missing something, but I'm not sure what.
  • Help with timing constraints
    1 project | /r/FPGA | 30 Sep 2021
    The project source is here.
  • Which is better?
    2 projects | /r/FPGA | 22 Sep 2021
    So I went through all the files in the wd65c02/wd65c02.srcs/sources_1/new/ directory, but I can't find the code snippets that you're talking about?
  • My Verilog 6502 is progressing
    1 project | /r/beneater | 19 Sep 2021
  • A note from our sponsor - InfluxDB
    www.influxdata.com | 10 May 2024
    Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →

Stats

Basic wd65c02 repo stats
8
27
0.0
about 2 years ago

CompuSAR/wd65c02 is an open source project licensed under GNU General Public License v3.0 only which is an OSI approved license.

The primary programming language of wd65c02 is SystemVerilog.


Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com