Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →
Riscv-profiles Alternatives
Similar projects and alternatives to riscv-profiles
-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
-
PSn00bSDK
The most powerful open source SDK for the PS1 (as far as open source PS1 SDKs go). Not recommended for beginner use.
riscv-profiles reviews and mentions
-
Raspberry Pi receives strategic investment from Arm
>there are a lot of incompatible ISA implementations of RISC-V
This is common FUD.
In reality, most chips in the market, including all known application processors, follow the RVA profile[0] spec.
So do Linux distributions.
0. https://github.com/riscv/riscv-profiles/releases
-
You Won’t Believe This One Weird CPU Instruction (2019)
The bit manipulation [0] extension has been ratified for a while now and is part of the RVA22 application extension profile [1].
You can already buy SOCs that support it, e.g. vision five 2 and star64.
Interestingly the risc-v vector has it's own popcount instructions for vector registers/register masks. This is needed, because the scalable architecture doesn't guarantee that a vector mask can fit into a 64 bit register, so vector masks are stored in a single LMUL=1 register. This works really well, because with LMUL=8 and SEW=8 you get 100% utilization of the single LMUL=1 vector register.
Another interesting thing is that the vector crypto extension will likely introduce a element wise popcount instruction.
[0] https://github.com/riscv/riscv-bitmanip/releases/download/1....
[1] https://github.com/riscv/riscv-profiles/blob/main/profiles.a...
-
The legend of "x86 CPUs decode instructions into RISC form internally"
That's why we have RISC-V profiles.
-
Why is std::hardware_destructive_interference_size a compile-time constant instead of a run-time value?
Yeah more or less. They now have RISC-V Application Profiles which are basically minimum requirements for "application processors" - essentially devices like phones where you might want to distribute binary apps.
-
RISC-V Profiles: Defining sets of extensions for coherent ecosystems
The Profiles spec which includes RVA22 was finally ratified[0] last week.
0. https://github.com/riscv/riscv-profiles/releases/tag/v1.0
-
RISC-V Profiles
Context: RISC-V profiles spec got ratified last week.
- Questions about standard extensions
-
RISC-V Business: Testing StarFive's VisionFive 2 SBC
Yeah unfortunately there isn't really a great place that lists all the extensions with links and ratification status.
But anyway there is a sort of standard set of extensions that "application processors" (I guess CPUs that want to run precompiled code) should support:
https://github.com/riscv/riscv-profiles/blob/main/profiles.a...
The 22 indicates the year.
-
TinyEMU – x86 and RISC-V emulator, small and simple while being complete
Ah, you're right: https://github.com/riscv/riscv-profiles/blob/main/profiles.a...
That's good to see. (Boy, it's really hard to find info about RISC-V profiles on Google. It just seems to ignore all the letters and numbers.)
-
RISC-V SBC VisionFive 2 Officially Shipped
As you say this, I realize I can't find anywhere that it does.
I do not know why I thought it did. Possibly as U74-MC[0] supports that option.
Interestingly, I also took a look at RVA22[1], and found it requires Zbb but not the whole B.
0. https://www.sifive.com/cores/u74-mc
1. https://github.com/riscv/riscv-profiles/blob/main/profiles.a...
-
A note from our sponsor - InfluxDB
www.influxdata.com | 25 Apr 2024
Stats
riscv/riscv-profiles is an open source project licensed under Creative Commons Attribution 4.0 which is not an OSI approved license.
The primary programming language of riscv-profiles is Makefile.
Popular Comparisons
- riscv-profiles VS riscv-platform-specs
- riscv-profiles VS xuantie-yocto
- riscv-profiles VS openc906
- riscv-profiles VS riscv-v-spec
- riscv-profiles VS volk
- riscv-profiles VS riscv-bitmanip
- riscv-profiles VS linux-on-litex-vexriscv
- riscv-profiles VS riscv-code-size-reduction
- riscv-profiles VS VisionFive2
- riscv-profiles VS openc910
Sponsored