Similar projects and alternatives to panologic
SERV - The SErial RISC-V CPU
🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Clean code begins in your IDE with SonarLint. Up your coding game and discover issues early. SonarLint is a free plugin that helps you find & fix bugs and security issues from the moment you start writing code. Install from your favorite IDE marketplace today.
Pano Logic G2 Reverse Engineering Project
Information about eeColor Color3 HDMI FPGA board
FPGA board-level debugging and reverse-engineering tool
Access the most powerful time series database as a service. Ingest, store, & analyze all types of time series data in a fully-managed, purpose-built database. Keep data forever with low-cost storage and superior data compression.
panologic reviews and mentions
Reverse engineering unsocumented FPGA board?
4 projects | reddit.com/r/FPGA | 12 Mar 2023
I have reverse engineered many FPGA boards.
Risc-v with minimum number of gates
3 projects | reddit.com/r/FPGA | 11 Jan 2022
That's the approach I use in all my hobby projects. Do I really need that I2C controller? Of course not, I just bitbang it on a VexRiscv CPU...