Risc-v with minimum number of gates

This page summarizes the projects mentioned and recommended in the original post on reddit.com/r/FPGA

Our great sponsors
  • SonarLint - Clean code begins in your IDE with SonarLint
  • InfluxDB - Build time-series-based applications quickly and at scale.
  • SaaSHub - Software Alternatives and Reviews
  • serv

    SERV - The SErial RISC-V CPU

  • neorv32

    🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    How about https://github.com/stnolting/neorv32 ? It is not as small as SERV (as it is not a bit-serial architecture) but still pretty small and highly configurable.

  • SonarLint

    Clean code begins in your IDE with SonarLint. Up your coding game and discover issues early. SonarLint is a free plugin that helps you find & fix bugs and security issues from the moment you start writing code. Install from your favorite IDE marketplace today.

  • panologic

    PanoLogic Zero Client G1 reverse engineering info

    That's the approach I use in all my hobby projects. Do I really need that I2C controller? Of course not, I just bitbang it on a VexRiscv CPU...

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts