panologic
neorv32
Our great sponsors
| panologic | neorv32 | |
|---|---|---|
| 3 | 77 | |
| 68 | 1,415 | |
| - | - | |
| 3.7 | 9.9 | |
| 22 days ago | 7 days ago | |
| Verilog | C | |
| - | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
panologic
-
Reverse engineering unsocumented FPGA board?
I have reverse engineered many FPGA boards.
-
Cheap (or Free FPGAs)
Here is my GitHub repo: https://github.com/tomverbeure/panologic
-
Risc-v with minimum number of gates
That's the approach I use in all my hobby projects. Do I really need that I2C controller? Of course not, I just bitbang it on a VexRiscv CPU...
neorv32
- An example of how to add the A ISA extension's LR/SC operations into an open-source architecture
- NEORV32 - A tiny, customizable and highly extensible MCU-class 32-bit RISC-V microcontroller-like SoC written in platform-independent VHDL
-
Recommendations for RISC-V on FPGA
How about NEORV32?
-
SUGGEST AN OPEN SOURCE RISC-V CORE DESIGNED IN VERILOG
GitHub - stnolting/neorv32: 🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. this one is good but is written in VHDL though
-
RISCV CPU using PL on Pynq Z2 Development Board
NEORV32 is an open source soft core and very well documented. I would recommend you to take a look at it and play around a bit. And it is certainly possible to have a soft core running on only the PL side without PS interference.
- A tiny 1-Wire controller for FPGAs (in VHDL)
-
Anyone want to share some embedded projects they have done?
Maybe not a classic (whatever that means...) project, but I am working (together with others) on a RISC-V microcontroller for FPGAs: https://github.com/stnolting/neorv32
What are some alternatives?
serv - SERV - The SErial RISC-V CPU
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
pin-uart - FPGA board-level debugging and reverse-engineering tool
linux-on-litex-vexriscv - Linux on LiteX-VexRiscv
picoMIPS - picoMIPS processor doing affine transformation
upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
chipyard - An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
lxp32-cpu - A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
fpga-zynq - Support for Rocket Chip on Zynq FPGAs
linux-on-litex-rocket - Run 64-bit Linux on LiteX + RocketChip
ulx3s-toolchain - ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts