Go-hdl Alternatives

Similar projects and alternatives to go-hdl

ghdl

26 2,210 9.8 VHDL go-hdl VS ghdl

VHDL 2008/93/87 simulator
serv

19 1,244 7.7 Verilog go-hdl VS serv

SERV - The SErial RISC-V CPU
WorkOS

workos.com sponsored

The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
vunit

10 682 8.2 VHDL go-hdl VS vunit

VUnit is a unit testing framework for VHDL/SystemVerilog
clash-ghc

33 1,372 9.1 Haskell go-hdl VS clash-ghc

Haskell to VHDL/Verilog/SystemVerilog compiler
cva6

10 2,085 9.7 Assembly go-hdl VS cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
riscv

2 1,040 1.8 Verilog go-hdl VS riscv

RISC-V CPU Core (RV32IM)
rggen

3 279 7.7 Ruby go-hdl VS rggen

Code generation tool for control and status registers
InfluxDB

www.influxdata.com sponsored

Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a better go-hdl alternative or higher similarity.

Suggest an alternative to go-hdl

go-hdl reviews and mentions

Posts with mentions or reviews of go-hdl. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-05-11.

Code Checking for VHDL
2 projects | /r/FPGA | 11 May 2022

I personally use 2 tools. The first one catches syntax errors, the second one can catch some logical errors. ghdl, thdl. The commands are respectively ghdl -s --std=08 path/to/file, thdl vet.
Thdl - tool for easing the work with hardware description languages.
1 project | /r/FPGA | 4 Apr 2022

I have implemented the tool that some might find interesting https://github.com/m-kru/go-thdl. It is very similar in its concept to go. It allows vetting the code, seeing the documentation and generating the code (not yet supported). It uses simplified syntactic analysis, however it handles for example OSVVM and UVVM without any errors. Thanks to the simplified analysis the response is instant from human point of view. Currently only VHDL is supported, as this is my daily language, but adding support for example for SystemVerilog is foreseen.