Looking to implimenting an autocorrelation function (ACF) into one of my projects.

This page summarizes the projects mentioned and recommended in the original post on /r/FPGA

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  • caf_verilog

  • - You can find the ACF used in the paper with the link from the citations here: https://github.com/chiranthsiddappa/caf_verilog/blob/main/caf_verilog/xcorr.py

  • dspfilters

    A collection of demonstration digital filters

  • Have you considered this article? It goes over the basics of the autocorrelation function, while also illustrating how you can build one with a Wishbone interface. Further, the Verilator logic for this function is kept and maintained on github here. Sure, it uses Wishbone. If you want to use AXI you can either use a bridge, or rework the the interface (it's not that hard ...).

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
  • wb2axip

    Bus bridges and other odds and ends

  • Have you considered this article? It goes over the basics of the autocorrelation function, while also illustrating how you can build one with a Wishbone interface. Further, the Verilator logic for this function is kept and maintained on github here. Sure, it uses Wishbone. If you want to use AXI you can either use a bridge, or rework the the interface (it's not that hard ...).

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • Getting DDR3 working on Arty-Z10

    4 projects | /r/FPGA | 1 Jan 2021
  • C++ Verification Testbench Best-Practice Resources?

    7 projects | /r/FPGA | 11 Jun 2023
  • Minix

    2 projects | /r/linuxmemes | 13 Jan 2023
  • Simple skid buffer implementation

    3 projects | /r/FPGA | 10 Jan 2023
  • Testing Axi Slaves in Simulation

    1 project | /r/FPGA | 4 Jan 2023