SystemVerilog Risc

Open-source SystemVerilog projects categorized as Risc

SystemVerilog Risc Projects

  1. Cores-VeeR-EH1

    VeeR EH1 core

  2. InfluxDB

    InfluxDB – Built for High-Performance Time Series Workloads. InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.

    InfluxDB logo
NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

SystemVerilog Risc discussion

Log in or Post with

SystemVerilog Risc related posts

  • Nvidia: GPUs can do better chip design in a few days than 10 man year

    2 projects | news.ycombinator.com | 19 Apr 2022
  • How does philosophy of open source hardware react to "dominant" chip makers?

    1 project | /r/opensource | 23 Sep 2021
  • Nvidia's ownership of ARM could drive customers to RISC-V, other alternatives if not careful, says Xilinx CEO

    1 project | /r/RISCV | 20 May 2021
  • About RISC-V becoming so popular as ARM for Embedded Systems

    2 projects | /r/embedded | 28 Feb 2021

Index

# Project Stars
1 Cores-VeeR-EH1 889

Sponsored
InfluxDB – Built for High-Performance Time Series Workloads
InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.
www.influxdata.com