spi-fpga
fpu
spi-fpga | fpu | |
---|---|---|
2 | 1 | |
157 | 47 | |
- | - | |
0.0 | 6.2 | |
about 3 years ago | 7 days ago | |
VHDL | VHDL | |
MIT License | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
spi-fpga
-
The accelerometer on the CYC1000 FPGA board.
Last year I did experiments with the accelerometer on the CYC1000 FPGA board. The result is the Spirit Level example for my Git repository with SPI controllers. I also started using GHDL in GitHub Actions to automate my simulations. It is an easy-to-use CI for VHDL projects. https://github.com/jakubcabal/spi-fpga
- Does anyone have a Slave Quad SPI in VHDL?
fpu
-
High level floating point arithmetic in vhdl
Another really nice one that I found recently, uses a fused multiply add unit rather than seperate multiplier and adder. It's available in both mixed precision (double/single) and single precision flavours.
What are some alternatives?
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
neorv32-setups - 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
catapult-v3-smartnic-re - Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)
fpu-sp - IEEE 754 floating point library in system-verilog and vhdl
upduino-projects - Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
uart-for-fpga - Simple UART controller for FPGA written in VHDL
neoTRNG - 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
or1200 - OpenRISC 1200 implementation
w11 - PDP-11/70 CPU core and SoC
Hastlayer-SDK - Turning .NET software into FPGA hardware for faster execution and lower power usage.
wb_spi_bridge - 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
VHDL-Guide - VHDL Guide