fpu VS uart-for-fpga

Compare fpu vs uart-for-fpga and see what are their differences.

fpu

IEEE 754 floating point library in system-verilog and vhdl (by taneroksuz)
Fpu Hardware risc-v system-verilog Vhdl Verilog Fpga
Source Code
Suggest alternative
Edit details

uart-for-fpga

Simple UART controller for FPGA written in VHDL (by jakubcabal)
Uart Fpga uart-controller Vhdl Controller wishbone wishbone-bus uart-loopback Simulation ghdl cyc1000
Source Code
Suggest alternative
Edit details
InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
fpu uart-for-fpga
1 1
46 89
- -
6.1 0.0
2 months ago almost 3 years ago
VHDL VHDL
Apache License 2.0 MIT License
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

fpu

Posts with mentions or reviews of fpu. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-08-08.
  • High level floating point arithmetic in vhdl
    3 projects | /r/FPGA | 8 Aug 2022
    Another really nice one that I found recently, uses a fused multiply add unit rather than seperate multiplier and adder. It's available in both mixed precision (double/single) and single precision flavours.

uart-for-fpga

Posts with mentions or reviews of uart-for-fpga. We have used some of these posts to build our list of alternatives and similar projects.
  • Entity bound SDC in Quartus
    1 project | /r/FPGA | 23 Apr 2022
    The code in the link below contains an example of my use of the altera_attribute: https://github.com/jakubcabal/uart-for-fpga/blob/master/examples/common/rst_sync.vhd

What are some alternatives?

When comparing fpu and uart-for-fpga you can also consider the following projects:

neorv32-setups - 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

sdram-fpga - A FPGA core for a simple SDRAM controller.

fpu-sp - IEEE 754 floating point library in system-verilog and vhdl

cyc1000-rsu - The CYC1000 FPGA Remote System Upgrade project

or1200 - OpenRISC 1200 implementation

spi-fpga - SPI master and SPI slave for FPGA written in VHDL

Hastlayer-SDK - Turning .NET software into FPGA hardware for faster execution and lower power usage.

VHDL-Guide - VHDL Guide

edalize - An abstraction library for interfacing EDA tools

pocket-cnn - CNN-to-FPGA-framework for small CNN, written in VHDL and Python

neorv32-riscof - ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.

fpu vs neorv32-setups uart-for-fpga vs sdram-fpga fpu vs fpu-sp uart-for-fpga vs cyc1000-rsu fpu vs or1200 fpu vs spi-fpga fpu vs Hastlayer-SDK fpu vs VHDL-Guide fpu vs edalize fpu vs pocket-cnn fpu vs neorv32-riscof