surf
satcat5
| surf | satcat5 | |
|---|---|---|
| 1 | 25 | |
| 285 | 390 | |
| 1.1% | 10.5% | |
| 8.7 | 3.8 | |
| 8 days ago | 2 months ago | |
| VHDL | VHDL | |
| GNU General Public License v3.0 or later | CERN Open Hardware Licence Version 2 - Weakly Reciprocal |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
surf
satcat5
-
Layout of Rust's u128 and i128 changed
I needed 128-bit and 256-bit integers on an embedded project recently.
In short, it was for fixed-point digital signal processing. The raw input and output samples were int64_t. We needed to add, subtract, multiply, and accumulate these to do filtering and linear regression with no loss of precision.
Conventional bigintegers weren't an option because the target application doesn't allow heap allocation. So we rolled our own [1] stack-allocated, fixed-width big integer class.
[1] https://github.com/the-aerospace-corporation/satcat5/blob/ma...
- Show HN: SatCat5, the open-source FPGA Ethernet switch
-
CRC32 algorithm match value between 96 bit wide data bus and 24 bit wide data bus
And here's an open-source implementation I wrote a few years back. You can skip the part at the end that handles variable-length trailing bytes, since you have a fixed-width input.
-
Questions about lattice ecp5 fpga.
My SatCat5 project also has a few options. Anything under src/vhdl/common/cfgbus_* can be connected to AXI or Wishbone with a simple adapter.
- SatCat5: FPGA gateware that implements a low-power, mixed-media Ethernet switch
-
GPSDO without VCXO?
For an all-digital solution, here's an NCO that generates an arbitrary-frequency square wave from a numeric counter.
- network switch
What are some alternatives?
chisel - Chisel: A Modern Hardware Design Language
verilog-ethernet - Verilog Ethernet components for FPGA implementation
tiny-cores - Collection of assorted small cores
SpinalHDL - Scala based HDL
basejump_stl - BaseJump STL: A Standard Template Library for SystemVerilog
SBusFPGA - Stuff to put a FPGA in a SBus system (SPARCstation)
fusesoc-cores - FuseSoC standard core library
opentitan - OpenTitan: Open source silicon root of trust
axi - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
fusesoc - Package manager and build abstraction tool for FPGA/ASIC development