simple-riscv
fpu
simple-riscv | fpu | |
---|---|---|
5 | 1 | |
19 | 46 | |
- | - | |
2.7 | 6.1 | |
about 3 years ago | 2 months ago | |
VHDL | VHDL | |
MIT License | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
simple-riscv
-
How to run DOOM on a custom-made CPU in VHDL
Have a look at https://github.com/hamsternz/simple-riscv/tree/main/sw for how I did this for my toy processor. In particular https://github.com/hamsternz/simple-riscv/tree/main/sw/image_to_mem does the heavy lifting.
- Running VIVADO project from batch- linux , by using tcl file.
- Looking for an rv32i asm program that covers all possible scenarios of all instructions for testing
-
Is a single cycle CPU of any use besides learning?
If you want to see my ISA testing source have a look at: https://github.com/hamsternz/simple-riscv/blob/main/sw/asm/isa_test.S
fpu
-
High level floating point arithmetic in vhdl
Another really nice one that I found recently, uses a fused multiply add unit rather than seperate multiplier and adder. It's available in both mixed precision (double/single) and single precision flavours.
What are some alternatives?
neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
neorv32-setups - 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
riscv-tests
fpu-sp - IEEE 754 floating point library in system-verilog and vhdl
riscv-formal - RISC-V Formal Verification Framework
uart-for-fpga - Simple UART controller for FPGA written in VHDL
rp32 - RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
or1200 - OpenRISC 1200 implementation
Cores-VeeR-EH1 - VeeR EH1 core
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
Hastlayer-SDK - Turning .NET software into FPGA hardware for faster execution and lower power usage.
VHDL-Guide - VHDL Guide