pymtl3
VHDL-Issues
pymtl3 | VHDL-Issues | |
---|---|---|
5 | 11 | |
350 | - | |
2.3% | - | |
4.6 | - | |
6 days ago | - | |
Python | ||
BSD 3-clause "New" or "Revised" License | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
pymtl3
- Firrtl – Flexible Intermediate Representation for RTL
-
Why are there only 3 languages for FPGA development?
Also PyMTL, PyRTL, and MyHDL.
-
Choice of Python HDL library
PyMTL
- RISC-V reference model in Python
-
Tools for designing hardware in Python
Any hardware designers here who use Python for designing hardware? There are a bunch of libraries that all seem promising MyHDL, PyRTL, PyVerilog, PyLog, PyMTL3, ... All seem to work roughly the same. Write code in Python and transpile it to VHDL/Verilog. Which of these are popular and well-maintained? MyHDL looks good but it's last release was 0.10 in 2018 and for hardware design you don't want to rely on 0.x software. Anything like Chisel for Python.
VHDL-Issues
-
What would be your go-to solution for configurable number of entity's output signals? (VHDL)
Not possible until VHDL 2019 using conditional analysis (basically VHDL pre-processor). This is supported by the newest intel Pro tools and most paid for simulators. A better version, without having to use conditional analysis, is proposed for VHDL 202X : https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues/205
-
How to create a register array in VHDL in which each entry in the array has input and outputting on the same cycle, behaves as a register, and is coded as an entry in an array?
You are confusing all sorts of VHDL terms. my_array is simply an array object, it has no ports. Ports exist on an entity. Vhdl has no direct knowledge of underlying hardware, hence register_array would not be suitable as a VHDL keyword. If you think it is, you need to suggest it at https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
-
Why are there only 3 languages for FPGA development?
For those who would like to see additional features / simplifications in VHDL, the working group accepts issues at: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
-
A new suggested keyword register_array for VHDL
Reddit is not really a great place to suggest language modifications. The vhdl committee have a gitlab issues page where new language ideas can be submitted.. https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
-
sphinx-vhdl: Automatic generation of documentation from VHDL
See: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
- Include I/O ports using parameter
-
Active Busy VHDL Discussion Groups?
You too can contribute to the next revision of VHDL at: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
-
Why is verilog more popular?
The IEEE WG welcomes new participants - especially people like yourself who have some experience. Got a good idea, you can interact with the VHDL WG community here: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
-
Signed Type vs Integer Type
If you want to get involved with language updates, we now use git issues. See here: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues
- VHDL Standards and You ...
What are some alternatives?
myhdl - The MyHDL development repository
sphinx-vhdl
PyRTL - A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extendability rather than performance or optimization is the overarching goal.
Pyverilog - Python-based Hardware Design Processing Toolkit for Verilog HDL
hVHDL_example_project - An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs
hVHDL_fixed_point - VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.
migen - A Python toolbox for building complex digital hardware
firrtl - Flexible Intermediate Representation for RTL
magma - magma circuits
pymtl - Python-based hardware modeling framework
hVHDL_floating_point - high level VHDL floating point library for synthesis in fpga
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.