pymtl3
hVHDL_fixed_point
Our great sponsors
| pymtl3 | hVHDL_fixed_point | |
|---|---|---|
| 5 | 3 | |
| 348 | 17 | |
| 3.7% | - | |
| 5.2 | 8.3 | |
| 23 days ago | 2 months ago | |
| Python | VHDL | |
| BSD 3-clause "New" or "Revised" License | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
pymtl3
- Firrtl – Flexible Intermediate Representation for RTL
-
Why are there only 3 languages for FPGA development?
Also PyMTL, PyRTL, and MyHDL.
-
Choice of Python HDL library
PyMTL
- RISC-V reference model in Python
-
Tools for designing hardware in Python
Any hardware designers here who use Python for designing hardware? There are a bunch of libraries that all seem promising MyHDL, PyRTL, PyVerilog, PyLog, PyMTL3, ... All seem to work roughly the same. Write code in Python and transpile it to VHDL/Verilog. Which of these are popular and well-maintained? MyHDL looks good but it's last release was 0.10 in 2018 and for hardware design you don't want to rely on 0.x software. Anything like Chisel for Python.
hVHDL_fixed_point
-
Choice of Python HDL library
How this works in practice can be seen for example in a rom module. https://github.com/hVHDL/hVHDL_math_library/blob/main/sincos/lut_sine_pkg.vhd
- I would to have feedback on a video about object oriented design patterns in VHDL
What are some alternatives?
myhdl - The MyHDL development repository
migen - A Python toolbox for building complex digital hardware
PyRTL - A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extendability rather than performance or optimization is the overarching goal.
hVHDL_floating_point - high level VHDL floating point library for synthesis in fpga
Pyverilog - Python-based Hardware Design Processing Toolkit for Verilog HDL
magma - magma circuits
hVHDL_example_project - An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
firrtl - Flexible Intermediate Representation for RTL