mrisc32
mrisc32-a1
mrisc32 | mrisc32-a1 | |
---|---|---|
3 | 3 | |
90 | 22 | |
- | - | |
10.0 | 0.0 | |
9 months ago | 9 months ago | |
TeX | VHDL | |
Creative Commons Attribution Share Alike 4.0 | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
mrisc32
-
Is x86 really that bad?
For my own FPGA computer project (with my on ISA, MRISC32) I use a mix of C++, C and assembler (in that order) for system code (e.g. the ROM firmware, boot-loader, program startup code, system libraries etc).
-
Tool to generate table of memory-mapped register?
I use it extensively in my MRISC32 ISA manual (much of which is generated by a Python script): https://github.com/mrisc32/mrisc32
-
What OS do you use for development (and professional) purposes?
Third, I find it easier to make hybrid authored + generated documentation with text based documentation tools. For instance the MRISC32 Instruction Set Manual is written in LaTeX, where most of the documentation is generated by Python scripts that read CPU instruction meta data from YAML files (see https://github.com/mrisc32/mrisc32 ).
mrisc32-a1
-
Got any good reads on floating point math design?
I saw a particularly efficient VHDL implementation in the mrisc32-a1, though this is lacking support for rounding modes. Together with the rest of the processor this is a very interesting project, I hope that the author progresses it further.
-
Find the leading '0' Verilog question
Here is a different more logic gate:ish solution (in VHDL): https://github.com/mrisc32/mrisc32-a1/blob/master/rtl/alu/clz32.vhd
-
Floating point unit in systemc
In my VHDL implementation I use the same iterative divider for integer and for floating-point: https://github.com/mrisc32/mrisc32-a1/blob/master/rtl/muldiv/div_impl.vhd
What are some alternatives?
PeakRDL-pdf - Converts the SystemRDL data into pdf Register specification
cvfpu - Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
wavedrom - :ocean: Digital timing diagram rendering engine
fpu-sp - IEEE 754 floating point library in system-verilog and vhdl
mrisc32-gnu-toolchain - A top level repository for building the MRISC32 GNU toolchain
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
systemrdl-compiler - SystemRDL 2.0 language compiler front-end
lxp32-cpu - A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
joes-sandbox
forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL
hlsVHDL_floating_point