hVHDL_example_project
TDP-11
hVHDL_example_project | TDP-11 | |
---|---|---|
10 | 3 | |
20 | 0 | |
- | - | |
8.9 | 0.0 | |
about 2 months ago | over 1 year ago | |
VHDL | VHDL | |
MIT License | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
hVHDL_example_project
-
Designing with Lattice Diamond
https://github.com/hVHDL/hVHDL_example_project for instructions how to build it from tcl script
- Vivado Project vs Non-Project Mode
- A couple of questions for the experts
- Due to the supply chain issue I want to migrate from Xilinx Artix 7 to Efinix
- Changing dev flow from GUI to command line / scripting ?
- Folks who work as full time FPGA engineers, do you ever write any object oriented code?
- Choice of Python HDL library
- Create a common bus between multiple components in VHDL
- Present day analogues for Handel C / Impulse C?
TDP-11
-
Questions on timing
If you want to take a look at the code, you can have a look at it in the repo.
-
Initialize array of std_logic_vector with binary file
The whole file can be found here.
-
Create a common bus between multiple components in VHDL
I have all the single components written out in VHDL. You can find the code here: https://github.com/tommasopeduzzi/TDP-11/tree/master/fpga/hdl. I would really appreciate it if someone could take a look and give me some criticism, as this is the first time I write any type of HDL.
What are some alternatives?
pymtl3 - Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
ghdl - VHDL 2008/93/87 simulator
hVHDL_floating_point - high level VHDL floating point library for synthesis in fpga
hVHDL_fpga_interconnect - interconnecting bus written in VHDL for accessing data in FPGA modules
migen - A Python toolbox for building complex digital hardware
magma - magma circuits
PipelineC - A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
litex - Build your hardware, easily!
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
myhdl - The MyHDL development repository
hVHDL_fixed_point - VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.