OpenFPGA
Wiki_MiSTer
| OpenFPGA | Wiki_MiSTer | |
|---|---|---|
| 3 | 15 | |
| 744 | 99 | |
| 2.2% | - | |
| 9.7 | 10.0 | |
| 6 days ago | over 1 year ago | |
| Verilog | ||
| MIT License | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
OpenFPGA
- OpenFPGA. The future of video game preservation
-
Clear – The Open Source FPGA ASIC
Looks like this has been put together by Efabless themselves. I dont think the rtl would be too different from OpenFPGA(https://github.com/lnis-uofu/OpenFPGA) married to the caravel f/w.
Wiki_MiSTer
-
OpenFPGA. The future of video game preservation
I think it's a bit rich to describe this as the 'future of video game preservation'.
The MiSTer project https://github.com/MiSTer-devel/Wiki_MiSTer/wiki more rightfully deserves that title. It's got a huge range of systems (across consoles, arcade and micro computers) and it's all GPL licenced. The base board is a Terasic DE10 Nano which is proprietary but all other hardware required is open source.
The MiSTeX project aims to make MiSTer portable across different FPGA platforms https://github.com/MiSTeX-devel so a DE10 Nano won't be mandatory enabling a new ecosystem of open hardware and commercial for profit solutions.
I take no issue with people wanting to make money in this space. I take great issue with trying to gatekeep system preservation behind a mostly closed system you stamp an 'open' moniker on.
-
New!
Go to the source https://github.com/MiSTer-devel/Wiki_MiSTer/wiki that should have all the information you need and also https://misterfpga.org/ and https://discord.gg/4xKVg4XVYn
-
Minimig v1.97itx 6MB
Cute, but I don't see the point relative to miSTer.
-
How Does an FPGA Work?
The MiSTer project[0] is a wonderful introduction to a practical use case for FPGAs. It uses verilog to describe how the DE10-Nano chip should be set up to resemble various classic computers, arcade machines, and video game consoles. With a single device you can have an Apple II+, Super Street Fighter II Turbo, and a SNES. Currently it supports up to the PlayStation for console cores, which is probably the upper bounds for the DE10-Nano.
The entire project feels perfectly in line with hacker mentality and is exciting to watch grow. There's nothing like playing Super Metroid with an original SNES controller on a CRT at the end of the day.
[0] https://github.com/MiSTer-devel/Wiki_MiSTer/wiki
- straightforward question Regarding direct video
-
An argument for a new standalone FPGA-based Amiga aimed at the retro community
I'd advice anyone interested to look at miSTer instead. That is open hardware proper and has a very mature ecosystem of cores, including Amiga.
-
I really like the idea of the Amiga 500 Mini. Is it frustrating to side load programs on it? Do the companies frown on you putting roms on it (I can't imagine Mortal Kombat is fretting my Amiga rom)
Consider the miSTer as an open source hardware (in FPGA) alternative (minimig FPGA core).
-
Loading games from USB drive connected to my ASUS router with SMB enabled
Have you followed the steps here https://github.com/MiSTer-devel/Wiki_MiSTer/wiki/Samba funily enoough google pointed me here.
-
Advice on MiSTer arcade cabinet setup
Here https://github.com/MiSTer-devel/Wiki_MiSTer/wiki and https://misterfpga.org/ I assume you know about these links?
-
Introduction to FPGAs
You can find a lot of old computers and game consoles implemented in FPGA here:
- https://github.com/MiSTer-devel/Wiki_MiSTer/wiki/Cores
What are some alternatives?
cariboulite - CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR
icesugar-nano - iCESugar-nano FPGA board (base on iCE40LP1K)
antikernel - The Antikernel operating system project
edalize - An abstraction library for interfacing EDA tools
darkriscv - opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
oss-cad-suite-build - Multi-platform nightly builds of open source digital design and verification tools
MCPU - MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
tensil - Open source machine learning accelerators
corundum - Open source FPGA-based NIC and platform for in-network compute
make_for_vivado - experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
hdl - HDL libraries and projects
fpga-tamagotchi - Tamagotchi P1 for Analogue Pocket and MiSTer