Sobel algorithm in VHDL help

This page summarizes the projects mentioned and recommended in the original post on /r/FPGA
Verilog Video Gplv3 Fpga gtkmm

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured

  • vgasim

    A Video display simulator

    • Most of the graphical images I've seen won't fit in block RAM on on an FPGA. (Think of an 800x600 pixel image, with 8bits per pixel, and it only gets worse from there.) The image needs to be stored elsewhere. That means, you need ports associated with feeding your image to your Sobel processor. This can happen one of two ways. You can either use a external Video frame buffer reader, or you can drive the memory bus yourself. You haven't said what type of memory bus your system has, so let me instead assume the external reader.

  • FPGA_Zealot

    FPGA Zealot Website Repo

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • Any good tips for writing IP that inputs/outputs AXI stream?

    2 projects | /r/FPGA | 6 Mar 2022

  • Simulate FPGA with other ICs

    2 projects | /r/FPGA | 29 Nov 2021

  • More thorough resources for Verilator

    1 project | /r/FPGA | 14 Jul 2021

  • How does one verify audio- and video signal processing designs?

    1 project | /r/FPGA | 6 Jul 2021

  • It's been three days and I couldn't find the problem. Any help is appreciated.

    1 project | /r/FPGA | 4 Feb 2021