Libero - Inefficient Simulations

This page summarizes the projects mentioned and recommended in the original post on /r/FPGA
Vhdl Verification systemverilog-hdl unit-testing Fpga

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured

  • vunit

    VUnit is a unit testing framework for VHDL/SystemVerilog

    • I think the VUnit vivado example (https://github.com/VUnit/vunit/tree/master/examples/vhdl/vivado) may be a good starting point when working with Xilinx IP outside of an IDE.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • Software languages vs HDLs for verification

    3 projects | /r/FPGA | 11 Feb 2023

  • Books About Testing and Verification

    2 projects | /r/FPGA | 25 Jan 2023

  • A couple of questions for the experts

    2 projects | /r/FPGA | 22 Dec 2022

  • SystemVerilog testbench library

    1 project | /r/FPGA | 14 Sep 2022

  • The Vivado 2021.2 is out thread

    1 project | /r/FPGA | 9 Nov 2021