Haskell Verilog

Open-source Haskell projects categorized as Verilog
Edit details
Topics: Hardware Haskell Systemverilog Fpga Asic
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured

Top 4 Haskell Verilog Projects

  • clash-ghc

    Haskell to VHDL/Verilog/SystemVerilog compiler

    • Project mention: Clash: A Functional Hardware Description Language | news.ycombinator.com | 2023-12-27

  • sv2v

    SystemVerilog to Verilog conversion

    • Project mention: Verilog functions and wires | /r/Verilog | 2023-06-11

    I see what you mean by some online examples adding begin...end in functions. They are not actually required, and many people choose to leave it out (sv2v, lowRISC, BSG). I don't believe there is a benefit to adding them, and it just creates more opportunities for bugs that compilers/linters cannot check.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo

  • verismith

    Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

  • blarney

    Haskell library for hardware description

    • Project mention: Clash: A Functional Hardware Description Language | news.ycombinator.com | 2023-12-27

    As described in my other comment, Clash is not like Chisel in that Clash compiles Haskell source code directly, while Chisel is an EDSL (in Scala)

    Since you’re more familiar with Haskell, perhaps have a look at Blarney: https://github.com/blarney-lang/blarney/blob/master/Doc/ByEx...

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

Haskell Verilog related posts

  • Verilog functions and wires

    1 project | /r/Verilog | 11 Jun 2023

  • An addressable little explored language gap: HDL - Hardware Description Languages, any language used for electronic circuit design, description, and specs

    5 projects | /r/ProgrammingLanguages | 3 May 2023

  • A circuit simulator that doesn't look like it was made in 2003

    5 projects | news.ycombinator.com | 14 Dec 2022

  • HDL desugaring

    1 project | /r/FPGA | 12 Aug 2022

  • please tell me I'm not the only twat who's ended up on this page

    3 projects | /r/ProgrammerHumor | 29 Jun 2022
  • A note from our sponsor - InfluxDB
    www.influxdata.com | 7 May 2024
    Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →

Index

What are some of the best open-source Verilog projects in Haskell? This list will help you:

Project Stars
1 clash-ghc 1,375
2 sv2v 475
3 verismith 90
4 blarney 89

Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com