Verilog functions and wires

This page summarizes the projects mentioned and recommended in the original post on /r/Verilog
Systemverilog Verilog Conversion yosys

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured

  • sv2v

    SystemVerilog to Verilog conversion

    • I see what you mean by some online examples adding begin...end in functions. They are not actually required, and many people choose to leave it out (sv2v, lowRISC, BSG). I don't believe there is a benefit to adding them, and it just creates more opportunities for bugs that compilers/linters cannot check.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • HDL desugaring

    1 project | /r/FPGA | 12 Aug 2022

  • Veryl: A Modern Hardware Description Language

    3 projects | news.ycombinator.com | 12 Mar 2024

  • An addressable little explored language gap: HDL - Hardware Description Languages, any language used for electronic circuit design, description, and specs

    5 projects | /r/ProgrammingLanguages | 3 May 2023

  • Sigasi's price

    1 project | /r/FPGA | 6 Apr 2023

  • How to keep files in memory in tower_lsp?

    1 project | /r/rust | 27 Feb 2023