lion
atomic-story
| lion | atomic-story | |
|---|---|---|
| 10 | 2 | |
| 242 | 12 | |
| 0.0% | - | |
| 4.5 | 1.8 | |
| 9 days ago | over 2 years ago | |
| Haskell | Rust | |
| BSD 3-clause "New" or "Revised" License | - |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
lion
-
A year of RISC-V adventures: embracing chaos in your software journey [video]
I've been starting to dabble with digital logic design via Clash (https://clash-lang.org/), and there is a very cool-looking RISC-V SoC project done in that tool that looks fairly serious: https://github.com/standardsemiconductor/lion.
-
C++ Concurrency Model on x86 for Dummies
That’s fascinating about the M1. In retrospect it seems like kind of a no-brainer but I doubt I would have thought of it.
SPARC had different memory models at different ISA revs IIRC: it’s been like 20 years since I was dealing with SPARC so I might be misremembering the details. Alpha would have been a better example.
RISC-V is really interesting. I’ve been slowly working through this: https://github.com/standardsemiconductor/lion, highly recommend!
-
Why More Networks Should Imitate Cardano When It Comes To Writing And Shipping Code | Bitcoinist.com
Interesting. Actually, you may be just the person to answer my question: Is it possible/plausible to run a Cardano node on Lion OS on a RISC-V machine? IMO, it would be great for the community if we could run all Cardano stake pools on end to end formally verified machines using open source core and hardware.
- Lion is a formally verified, 5-stage pipeline RISC-V core
- Lion: A formally verified, 5-stage pipeline RISC-V core
-
Hacker News top posts: Mar 4, 2021
Lion: A formally verified, 5-stage pipeline RISC-V core\ (30 comments)
-
Where Lions Roam: RISC-V on the VELDT
In addition, you can actually set the riscv-formal suite to verify correctness by k-induction: https://github.com/SymbioticEDA/riscv-formal/pull/28 https://symbiyosys.readthedocs.io/en/latest/quickstart.html#beyond-bounded-model-checks although I concur that by looking at https://github.com/standardsemiconductor/lion/blob/main/lion-formal/app/Main.hs the lion core is only verified with BMC.
atomic-story
-
C++ Concurrency Model on x86 for Dummies
What a great article. I have been trying to compile some examples here https://github.com/blasrodri/atomic-story
-
Introducing atomic-story
The code can be found here: https://github.com/blasrodri/atomic-story
What are some alternatives?
prometheus-cpp - Prometheus Client Library for Modern C++
riscv-formal - RISC-V Formal Verification Framework
abseil-cpp - Abseil Common Libraries (C++)
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
libcxx - Project moved to: https://github.com/llvm/llvm-project
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
wit - WIT (Wikipedia-based Image Text) Dataset is a large multimodal multilingual dataset comprising 37M+ image-text sets with 11M+ unique images across 100+ languages.
VELDT-getting-started - Where Lions Roam: Haskell & Hardware on VELDT
clash-ghc - Haskell to VHDL/Verilog/SystemVerilog compiler
iele-semantics - Semantics of Virtual Machine for IELE prototype blockchain