lion
wit
Our great sponsors
| lion | wit | |
|---|---|---|
| 10 | 5 | |
| 242 | 957 | |
| 0.8% | 2.1% | |
| 4.3 | 5.3 | |
| 2 months ago | 5 months ago | |
| Haskell | ||
| BSD 3-clause "New" or "Revised" License | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
lion
-
A year of RISC-V adventures: embracing chaos in your software journey [video]
I've been starting to dabble with digital logic design via Clash (https://clash-lang.org/), and there is a very cool-looking RISC-V SoC project done in that tool that looks fairly serious: https://github.com/standardsemiconductor/lion.
-
C++ Concurrency Model on x86 for Dummies
That’s fascinating about the M1. In retrospect it seems like kind of a no-brainer but I doubt I would have thought of it.
SPARC had different memory models at different ISA revs IIRC: it’s been like 20 years since I was dealing with SPARC so I might be misremembering the details. Alpha would have been a better example.
RISC-V is really interesting. I’ve been slowly working through this: https://github.com/standardsemiconductor/lion, highly recommend!
-
Why More Networks Should Imitate Cardano When It Comes To Writing And Shipping Code | Bitcoinist.com
Interesting. Actually, you may be just the person to answer my question: Is it possible/plausible to run a Cardano node on Lion OS on a RISC-V machine? IMO, it would be great for the community if we could run all Cardano stake pools on end to end formally verified machines using open source core and hardware.
- Lion is a formally verified, 5-stage pipeline RISC-V core
- Lion: A formally verified, 5-stage pipeline RISC-V core
-
Hacker News top posts: Mar 4, 2021
Lion: A formally verified, 5-stage pipeline RISC-V core\ (30 comments)
-
Where Lions Roam: RISC-V on the VELDT
In addition, you can actually set the riscv-formal suite to verify correctness by k-induction: https://github.com/SymbioticEDA/riscv-formal/pull/28 https://symbiyosys.readthedocs.io/en/latest/quickstart.html#beyond-bounded-model-checks although I concur that by looking at https://github.com/standardsemiconductor/lion/blob/main/lion-formal/app/Main.hs the lion core is only verified with BMC.
wit
-
[R] Cross-lingual Wikipedia dataset
There's the Wikipedia Image Text dataset, which has many languages (including English and simple English) aswell as a TF datasets wrapper. https://github.com/google-research-datasets/wit
-
[R] Google AI Introduces ‘WIT’, A Wikipedia-Based Image Text Dataset For Multimodal Multilingual Machine Learning
Code for https://arxiv.org/abs/2103.01913 found: https://github.com/google-research-datasets/wit
-
Google AI Introduces ‘WIT’, A Wikipedia-Based Image Text Dataset For Multimodal Multilingual Machine Learning
To overcome these limitations, Google research team created a high-quality, large-sized, multilingual dataset called the Wikipedia-Based Image Text (WIT) Dataset. It is created by extracting multiple text selections associated with an image from Wikipedia articles and Wikimedia image links.
-
Hacker News top posts: Mar 4, 2021
Wit: Wikipedia-Based Image Text Dataset\ (0 comments)
- Wit: Wikipedia-Based Image Text Dataset
What are some alternatives?
prometheus-cpp - Prometheus Client Library for Modern C++
witokit - A Python toolkit to generate a tokenized dump of Wikipedia for NLP
riscv-formal - RISC-V Formal Verification Framework
WhereIsAI - AI company, product, and tool collection.
cocotb - cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
courses - This repository is a curated collection of links to various courses and resources about Artificial Intelligence (AI)
atomic-story - Understanding how atomics and memory ordering work
cbonsai
VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation
libcxx - Project moved to: https://github.com/llvm/llvm-project
VELDT-getting-started - Where Lions Roam: Haskell & Hardware on VELDT
iele-semantics - Semantics of Virtual Machine for IELE prototype blockchain