rv16poc
fpu
Our great sponsors
rv16poc | fpu | |
---|---|---|
1 | 1 | |
15 | 46 | |
- | - | |
4.1 | 6.1 | |
11 months ago | about 2 months ago | |
VHDL | VHDL | |
Apache License 2.0 | Apache License 2.0 |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
rv16poc
fpu
-
High level floating point arithmetic in vhdl
Another really nice one that I found recently, uses a fused multiply add unit rather than seperate multiplier and adder. It's available in both mixed precision (double/single) and single precision flavours.
What are some alternatives?
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
neorv32-setups - 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
fpu-sp - IEEE 754 floating point library in system-verilog and vhdl
uart-for-fpga - Simple UART controller for FPGA written in VHDL
or1200 - OpenRISC 1200 implementation
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
Hastlayer-SDK - Turning .NET software into FPGA hardware for faster execution and lower power usage.
VHDL-Guide - VHDL Guide
edalize - An abstraction library for interfacing EDA tools
pocket-cnn - CNN-to-FPGA-framework for small CNN, written in VHDL and Python
neorv32-riscof - ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.