pocket-cnn VS fpu

Compare pocket-cnn vs fpu and see what are their differences.

fpu

IEEE 754 floating point library in system-verilog and vhdl (by taneroksuz)
Our great sponsors
  • InfluxDB - Power Real-Time Data Analytics at Scale
  • WorkOS - The modern identity platform for B2B SaaS
  • SaaSHub - Software Alternatives and Reviews
pocket-cnn fpu
1 1
17 46
- -
1.8 6.1
almost 3 years ago about 2 months ago
VHDL VHDL
Mozilla Public License 2.0 Apache License 2.0
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.

pocket-cnn

Posts with mentions or reviews of pocket-cnn. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2021-05-27.
  • cnn implementation on fpga
    2 projects | /r/FPGA | 27 May 2021
    There are many open source designs on github: https://github.com/search?q=cnn+fpga. This is mine, for example: https://github.com/marph91/pocket-cnn.

fpu

Posts with mentions or reviews of fpu. We have used some of these posts to build our list of alternatives and similar projects. The last one was on 2022-08-08.
  • High level floating point arithmetic in vhdl
    3 projects | /r/FPGA | 8 Aug 2022
    Another really nice one that I found recently, uses a fused multiply add unit rather than seperate multiplier and adder. It's available in both mixed precision (double/single) and single precision flavours.

What are some alternatives?

When comparing pocket-cnn and fpu you can also consider the following projects:

zynqnet - Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"

neorv32-setups - 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

dvb_fpga - RTL implementation of components for DVB-S2

fpu-sp - IEEE 754 floating point library in system-verilog and vhdl

forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL

uart-for-fpga - Simple UART controller for FPGA written in VHDL

ghdl - VHDL 2008/93/87 simulator

or1200 - OpenRISC 1200 implementation

FPGA-FIR-Filter - Lecture about FIR filter on an FPGA

spi-fpga - SPI master and SPI slave for FPGA written in VHDL

Hastlayer-SDK - Turning .NET software into FPGA hardware for faster execution and lower power usage.