nngen
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network (by NNgen)
PipelineC
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature. (by JulianKemmerer)
Our great sponsors
nngen | PipelineC | |
---|---|---|
1 | 46 | |
318 | 542 | |
3.1% | - | |
4.9 | 9.5 | |
7 months ago | 3 days ago | |
Python | Python | |
Apache License 2.0 | GNU General Public License v3.0 only |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
nngen
Posts with mentions or reviews of nngen.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-03-09.
-
Simplifying AI to FPGA deployment, looking for opportunities
Yes, like u/ComeGateMeBro, I also thought of hls4ml, and also something else I just found from Japan: NNgen, https://github.com/NNgen/nngen
PipelineC
Posts with mentions or reviews of PipelineC.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2024-03-03.
-
PipelineC Example: FM Radio Demodulation (FPGA SDR)
Related: PipelineC: A C-like hardware description language (HDL):
https://github.com/JulianKemmerer/PipelineC
- Generate non-CPU FPGA circuits from a C-like language
- What makes C, Verilog, Java, Python, etc. so different?
-
What are your private FPGA projects and why?
https://github.com/JulianKemmerer/PipelineC :)
-
What's the right path to learning for someone coming from software?
However, I think its still possible to have a productive C->HDL journey. Check out PipelineC, https://github.com/JulianKemmerer/PipelineC, its meant for folks with C experience to get right into doing RTL style reasoning :)
- Seeking Advice on How to approch RTL Programming
-
Using FPGAs for computations as a beginner
https://github.com/JulianKemmerer/PipelineC-Graphics/blob/main/doc/Sphery-vs-Shapes.pdf https://github.com/JulianKemmerer/PipelineC
-
Generating pipeline stages automatically?
This is exactly what the PipelineC tool was made for. https://github.com/JulianKemmerer/PipelineC
- Does Xilinx use multiplication algorithms to speed up/reduce the multipliers size?
- Sphery vs. Shapes, the first raytraced game that is not software
What are some alternatives?
When comparing nngen and PipelineC you can also consider the following projects:
TensorLayer - Deep Learning and Reinforcement Learning Library for Scientists and Engineers
pygears - HW Design: A Functional Approach