neorv32-riscof
fpga_puf
neorv32-riscof | fpga_puf | |
---|---|---|
2 | 2 | |
24 | 87 | |
- | - | |
9.1 | 0.0 | |
7 days ago | over 1 year ago | |
Python | VHDL | |
BSD 3-clause "New" or "Revised" License | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
neorv32-riscof
fpga_puf
What are some alternatives?
neoTRNG - π² A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
riscv-debug-dtm - π JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
fpu - IEEE 754 floating point library in system-verilog and vhdl
chipwhisperer - ChipWhisperer - the complete open-source toolchain for side-channel power analysis and glitching attacks
neorv32-setups - π NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
win95-keygen - A product key generator for the now-retired Windows 95 and Windows 98 OS written in Rust
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
potato - A simple RISC-V processor for use in FPGA designs.