hlslib
A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life. (by definelicht)
Vitis-Tutorials
Vitis In-Depth Tutorials (by Xilinx)
hlslib | Vitis-Tutorials | |
---|---|---|
1 | 4 | |
287 | 1,068 | |
- | 3.1% | |
4.1 | 9.3 | |
17 days ago | 28 days ago | |
C++ | C | |
BSD 3-clause "New" or "Revised" License | MIT License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
hlslib
Posts with mentions or reviews of hlslib.
We have used some of these posts to build our list of alternatives
and similar projects.
-
Anyone Working with Vitis Out There?
In terms of community, we maintain a library with various quality of life improvements for working with Vitis and Vitis HLS: https://github.com/definelicht/hlslib
Vitis-Tutorials
Posts with mentions or reviews of Vitis-Tutorials.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2022-06-19.
-
How to use maximum HBM bandwidth?
Currently, I am only reading/writing 64 bits with each access (code below). I found a sample code in the Xilinx repository (link) that utilizes all 512 bits of an AXI port, but I am struggling with how to use parallel AXI ports (32 ports). I would greatly appreciate any hints or guidance on this.
-
Xilinx HLS AXI4-Lite registers don't update right away
Here is the top level function. It is a modified version of the convolution HLS provided in one of Xilinx's Vitis tutorials. I've run into a similar problem for other HLS IP where the AXI4-Lite registers don't update right away. ``` void Filter2DKernel( const float coeffs[MAX_COEFFS], float factor, short bias, unsigned short width, unsigned short height, unsigned short stride, hls::stream &input_stream, hls::stream &output_stream) {
-
Looking for some FPGA projects on GitHub for Vitis /AI /HLS
Some pointers on GitHub: - Xilinx Vitis Tutorials (including HLS accelerators). - Basic Vitis HLS examples - Using Xilinx PYNQ board - ESP platform
-
Xilinx expensive accelerate card
Here are some resources: 1. Vitis AI on Custom Platform 2. Vitis Platform Creation
What are some alternatives?
When comparing hlslib and Vitis-Tutorials you can also consider the following projects:
hls4ml - Machine learning on FPGAs using HLS
finn-examples - Dataflow QNN inference accelerator examples on FPGAs