fpga-fft
fpga_torture
| fpga-fft | fpga_torture | |
|---|---|---|
| 1 | 2 | |
| 87 | 25 | |
| - | - | |
| 0.0 | 0.0 | |
| about 3 years ago | over 1 year ago | |
| VHDL | VHDL | |
| GNU General Public License v3.0 or later | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
fpga-fft
-
FPGA with DSP - which board and which FREE(!) software? 1M/s , 24bit FFT, FFT Ip?
Also, what is a small FFT for you? If I recall right the Xilinx FFT core is up to 2^16.. If you want to make a bigger FFT you need to divide it in little FFTs like this algorithm https://github.com/owocomm-0/fpga-fft
fpga_torture
-
Testing the FPGA board
For the second test you could use something like this: https://github.com/stnolting/fpga_torture
-
Maximum FPGA resource utilization
FPGA-agnostic utilization / power-supply stress-test (VHDL): https://github.com/stnolting/fpga_torture
What are some alternatives?
forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL
neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
DSP - Digital Signal Processing Library for Xilinx Platforms. Digital IIR/FIR filters, GHz rate non-linear pulse fitting, and data acquisition systems.
sidechan - Side channel communication test within an FPGA
SoC - Github Repo for Embedded FPGA course by Vincent Claes
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog