finn-examples
Vitis-Tutorials
finn-examples | Vitis-Tutorials | |
---|---|---|
1 | 4 | |
161 | 1,068 | |
4.3% | 3.1% | |
0.0 | 9.3 | |
3 days ago | 29 days ago | |
Jupyter Notebook | C | |
BSD 3-clause "New" or "Revised" License | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
finn-examples
-
Simplifying AI to FPGA deployment, looking for opportunities
FINN can implement arbitrary and mixed precision DNNs, not just BNNs. There is an examples git repo: https://github.com/Xilinx/finn-examples
Vitis-Tutorials
-
How to use maximum HBM bandwidth?
Currently, I am only reading/writing 64 bits with each access (code below). I found a sample code in the Xilinx repository (link) that utilizes all 512 bits of an AXI port, but I am struggling with how to use parallel AXI ports (32 ports). I would greatly appreciate any hints or guidance on this.
-
Xilinx HLS AXI4-Lite registers don't update right away
Here is the top level function. It is a modified version of the convolution HLS provided in one of Xilinx's Vitis tutorials. I've run into a similar problem for other HLS IP where the AXI4-Lite registers don't update right away. ``` void Filter2DKernel( const float coeffs[MAX_COEFFS], float factor, short bias, unsigned short width, unsigned short height, unsigned short stride, hls::stream &input_stream, hls::stream &output_stream) {
-
Looking for some FPGA projects on GitHub for Vitis /AI /HLS
Some pointers on GitHub: - Xilinx Vitis Tutorials (including HLS accelerators). - Basic Vitis HLS examples - Using Xilinx PYNQ board - ESP platform
-
Xilinx expensive accelerate card
Here are some resources: 1. Vitis AI on Custom Platform 2. Vitis Platform Creation
What are some alternatives?
nngen - NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
hlslib - A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
f4pga-arch-defs - FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
lfbb - A Lock Free Bipartite Buffer Library written in standard C11
larq - An Open-Source Library for Training Binarized Neural Networks
o1heap - Constant-complexity deterministic memory allocator (heap) for hard real-time high-integrity embedded systems. There is very little activity because the project is finished and does not require further changes.
rfsoc_studio - The Strathclyde RFSoC Studio Installer for PYNQ.
Alveo-PYNQ - Introductory examples for using PYNQ with Alveo
Vitis-HLS-Introductory-Examples
PYNQ - Python Productivity for ZYNQ
Vitis_Accel_Examples - Vitis_Accel_Examples