dwsim
OpenTimer
| dwsim | OpenTimer | |
|---|---|---|
| 2 | 1 | |
| 256 | 513 | |
| - | 1.8% | |
| 9.7 | 0.0 | |
| 4 days ago | 11 months ago | |
| Visual Basic .NET | Verilog | |
| GNU General Public License v3.0 only | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
dwsim
-
How to learn ASPEN as non chem e major.
Hey! I'm a non ChemE (Mechanical Engineering major) that actually had to learn a chemical process modeling software for an internship called DWSIM. I heard a lot about ASPEN, and form what I've told, there are some similarities between the UI of both. DWSIM is free and opensource, there's a lot of tutorials online too. In addition, there's also papers on their website that compare its results to ASPEN. I left a link here, hope this helps! https://dwsim.org/
- Simultaneous Heat/Mass Transfer
OpenTimer
-
Topology sort open source
One application that uses topological sorting is claimed timing analysis. https://github.com/OpenTimer/OpenTimer
What are some alternatives?
CoolProp - Thermophysical properties for the masses
ice-chips-verilog - IceChips is a library of all common discrete logic devices in Verilog
RocketPy - Next generation High-Power Rocketry 6-DOF Trajectory Simulation
open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Jomini - Historical battle simulation package for Python
hdl - HDL libraries and projects
course-notes-core - This repo contains notes for (some) courses made during core years at IISERM. CAUTION: Contain some cool stuff too.
serv - SERV - The SErial RISC-V CPU
feos - FeOs - A Framework for Equations of State and Classical Density Functional Theory
zipcpu - A small, light weight, RISC CPU soft core
spydrnet - A flexible framework for analyzing and transforming FPGA netlists. Official repository.
openlane - OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.