awesome-riscv
😎 A curated list of awesome RISC-V implementations (by drom)
picorv32
PicoRV32 - A Size-Optimized RISC-V CPU (by YosysHQ)
awesome-riscv | picorv32 | |
---|---|---|
5 | 16 | |
116 | 2,796 | |
- | 2.4% | |
0.0 | 5.2 | |
about 1 year ago | about 2 months ago | |
Verilog | ||
- | ISC License |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
awesome-riscv
Posts with mentions or reviews of awesome-riscv.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-05-31.
-
Rise: RISC-V Software Ecosystem – Linux Foundation Project
Github seems like a good option for this (or codeberg), creating something like awesome risc-v where other people can make suggestions and improvements.
-
How many gates does a decent risc-v implementation take?
The lists out there are out of date, but this isn't a bad place to start.
-
Yeah, RISC-V Is Actually a Good Design
In general, I've been seeing quite a few interesting open-source implementations; what RISC-V has brought to the table is a community and an ISA that open CPU implementors can get behind, and vice versa, which has led to a lot of advancements in open CPU development.
-
What is needed for a processor other than instruction sets?
If you'd like to learn first-hand, why not look at a few open-source implementations for yourself? I think that's one of the incidental benefits of RV - people implementing their own FOSS cores with a shared instruction set!
-
Russian Company Develops 32-Bit RISC-V Microcontroller
RISC-V is about to take off! https://github.com/drom/awesome-riscv
picorv32
Posts with mentions or reviews of picorv32.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2024-04-30.
-
RISC-V support in Android just got a big setback
> Right now, most devices on the market do not support the C extension
This is not true and easily verifiable.
The C extension is defacto required, the only cores that don't support it are special purpose soft cores.
C extension in the smallest IP available core https://github.com/olofk/serv?tab=readme-ov-file
Supports M and C extensions https://github.com/YosysHQ/picorv32
Another sized optimized core with C extension support https://github.com/lowrisc/ibex
C extension in the 10 cent microcontroller https://www.wch-ic.com/products/CH32V003.html
This one should get your goat, it implements as much as it can using only compressed instructions https://github.com/gsmecher/minimax
-
SPI PROTOCOL in FPGA
In contrast to most people here saying you NEED to spend money. I disagree with that. You can implement and simulate a SPI master/slave fully on your computer, no FPGA or other hardware required. There are simulation models for SPI peripherals you could use. For example: https://github.com/YosysHQ/picorv32/blob/master/picosoc/spiflash.v
-
How many gates does a decent risc-v implementation take?
The Pico RV32 is pretty small, and can go as low as about 750 LUTs, with most features elided. I don't know how Xilinix LUTs translate to Lattice though.
-
Open-source RISC-V CPU projects for contribution
Picorv32: https://github.com/YosysHQ/picorv32
-
We ran a Unix-like OS (Xv6) on our home-built CPU with our home-built C compiler
There are loads of free RISC-V cores that you can read the source of and run on cheap FPGAs. Take a look at PicoRV32: https://github.com/YosysHQ/picorv32
-
SUGGEST AN OPEN SOURCE RISC-V CORE DESIGNED IN VERILOG
picorv32 is written in Verilog.
-
Minimax: a Compressed-First, Microcoded RISC-V CPU
In short: it works, though the implementation lacks the crystal clarity of FemtoRV32 and PicoRV32. The core is larger than SERV but has higher IPC and (very arguably) a more conventional implementation. The compressed instruction set is easier to expand into regular RV32I instructions than it is to execute directly.
-
Apple to Move a Part of Its Embedded Cores to RISC-V
That is, reducing the number of LUT required to implement a CPU of a given ISA.
A basic RV32 CPU is down to 500-700 LUT.
https://github.com/YosysHQ/picorv32
-
Designing a reasonable memory interface
I've bought a cheap FPGA board (Sipeed Tang Nano 9K) because I want to implement a little 8 or 16-bit CPU. The FPGA has plenty of BRAM for such a little CPU, so I wouldn't even need to implement an SPI controller initially, but I want to implement a von Neumann architecture, and was wondering if the only way of doing so using single port (or semi dual port) RAM would be to use 2 cycles or more for memory transfer operations (one for loading the instruction, one for executing the actual memory transfer), or if there was any technique that could be used to avoid this without having to implement instruction-level parallelism. Even if not, references to understandable code implementing a simple memory interface would be appreciated. I looked at PicoRV32 but couldn't really understand its inner workings.
-
Risc-v rv32i softcore processor for Zybo-z7-10
Have you looked at PicoRV32? https://github.com/YosysHQ/picorv32