AMD Patent Reveals Hybrid CPU-FPGA Design That Could Be Enabled by Xilinx Tech

This page summarizes the projects mentioned and recommended in the original post on news.ycombinator.com
Verilog Compiler Systemverilog Slang Parse

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured

  • slang

    SystemVerilog compiler and language services (by MikePopoloski)

    • Going to plug my work on this here: https://github.com/MikePopoloski/slang

    At some point I'd like to see it integrated as the frontend to tools like Yosys to get best-in-class SystemVerilog support in open tools.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • Is anyone aware of a commercial parser that converts modern system verilog, UVM, etc to JSON or YAML?

    1 project | /r/Verilog | 8 Jul 2022

  • What cli tool can give me a list of input/ouput pins of my verilog modules?

    1 project | /r/Verilog | 24 Jan 2021

  • Tools like Scitools Understand but support Verilog

    4 projects | /r/FPGA | 19 Sep 2021

  • Verilog2factorio: Compile Verilog into Factorio Blueprints

    1 project | news.ycombinator.com | 15 Apr 2024

  • Veryl: A Modern Hardware Description Language

    3 projects | news.ycombinator.com | 12 Mar 2024