Our great sponsors
-
verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
-
WorkOS
The modern identity platform for B2B SaaS. The APIs are flexible and easy-to-use, supporting authentication, user identity, and complex enterprise features like SSO and SCIM provisioning.
https://github.com/chipsalliance/verible (may not do actual syntax checking)
https://github.com/steveicarus/iverilog (can definitely do syntax checking, but is missing some functionality for newer Verilog standards)
NOTE:
The number of mentions on this list indicates mentions on common posts plus user suggested alternatives.
Hence, a higher number means a more popular project.
Related posts
- Is anyone aware of a commercial parser that converts modern system verilog, UVM, etc to JSON or YAML?
-
svls VS verible - a user suggested alternative
2 projects | 3 Nov 2021
- What cli tool can give me a list of input/ouput pins of my verilog modules?
- AMD Patent Reveals Hybrid CPU-FPGA Design That Could Be Enabled by Xilinx Tech
- Verilog2factorio: Compile Verilog into Factorio Blueprints