Opensouce RISC-V CPU core implemented in Verilog from scratch in one night

This page summarizes the projects mentioned and recommended in the original post on news.ycombinator.com
hardware-buttons linkedin-bot template-engine-js

Sevalla - Deploy and host your apps and databases, now with $50 credit!
Sevalla is the PaaS you have been looking for! Advanced deployment pipelines, usage-based pricing, preview apps, templates, human support by developers, and much more!
sevalla.com
featured
InfluxDB – Built for High-Performance Time Series Workloads
InfluxDB 3 OSS is now GA. Transform, enrich, and act on time series data directly in the database. Automate critical tasks and eliminate the need to move data externally. Download now.
www.influxdata.com
featured

  1. darkriscv

    opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

  2. Sevalla

    Deploy and host your apps and databases, now with $50 credit! Sevalla is the PaaS you have been looking for! Advanced deployment pipelines, usage-based pricing, preview apps, templates, human support by developers, and much more!

    Sevalla logo
NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • As an undergrad in my 3rd year with what feels like very little basics down, is implementing a basic RISC-V 5-stage pipelined processor on an FPGA too complex a project for an undergrad student?

    1 project | /r/FPGA | 9 Jan 2022

  • Mikron MIK32 – Made in Russia 32-bit RISC-V MCU... for about $6

    1 project | /r/RISCV | 10 Sep 2021

  • Need help learning how to use risc-v toolchain

    2 projects | /r/FPGA | 22 Jun 2021

  • RISC-V with AXI Peripheral

    2 projects | /r/FPGA | 20 Jun 2023

  • A RISC-V processor dedicated for embedded AI

    2 projects | /r/RISCV | 10 Nov 2022
Loading...