-
InfluxDB
Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
-
factorio-blueprint-assembler
Was used to generate blueprints with instructions for a CPU from a simple assembly language. It offers some functions to wire up combinators and to read and write blueprints.
-
verilog2factorio
This project will compile verilog (a hardware description language) into factorio blueprints.
I did a quick search for gits because I couldn't believe what I see: https://github.com/alcatrazEscapee/FactorioProcessorV2 https://github.com/Artorp/factorio-computer https://github.com/ataulien/factorio-blueprint-assembler I guess with some effort it is possible to casually write software for... factorio cpu? Would be nice to see some kind of review of such projects and some manuals.
I did a quick search for gits because I couldn't believe what I see: https://github.com/alcatrazEscapee/FactorioProcessorV2 https://github.com/Artorp/factorio-computer https://github.com/ataulien/factorio-blueprint-assembler I guess with some effort it is possible to casually write software for... factorio cpu? Would be nice to see some kind of review of such projects and some manuals.
It's cool that you're actually building a whole toolchain and implementing existing ISA properly, unlike me that just winged it as I went. I've found a few projects when I made mine that might be helpful for you: https://github.com/Redcrafter/verilog2factorio https://github.com/Halke1986/factorio-riscv
I did a quick search for gits because I couldn't believe what I see: https://github.com/alcatrazEscapee/FactorioProcessorV2 https://github.com/Artorp/factorio-computer https://github.com/ataulien/factorio-blueprint-assembler I guess with some effort it is possible to casually write software for... factorio cpu? Would be nice to see some kind of review of such projects and some manuals.
It's cool that you're actually building a whole toolchain and implementing existing ISA properly, unlike me that just winged it as I went. I've found a few projects when I made mine that might be helpful for you: https://github.com/Redcrafter/verilog2factorio https://github.com/Halke1986/factorio-riscv
For my design I have relevant code and blueprint on my repo, but it's a big mess with no documentation. I *might* write some later but for now it's here https://github.com/Rio6/factorio-cpu