riscv-dv
Random instruction generator for RISC-V processor verification (by chipsalliance)
litmus-tests-riscv
RISC-V architecture concurrency model litmus tests (by litmus-tests)
| riscv-dv | litmus-tests-riscv | |
|---|---|---|
| 6 | 1 | |
| 952 | 62 | |
| 1.1% | - | |
| 5.2 | 3.6 | |
| about 2 months ago | 7 months ago | |
| Python | Assembly | |
| Apache License 2.0 | GNU General Public License v3.0 or later |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
riscv-dv
Posts with mentions or reviews of riscv-dv.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-04-03.
-
Do Necessary Tools Exist For RISC-V Verification?
Instruction generator and fuzzer https://github.com/chipsalliance/riscv-dv
- Google's Riscv-DV throwing odd errors
-
Looking for a RISC-V core for verification
I'd repurpose one of the smallest risc-v cores you can find and couple it with https://github.com/google/riscv-dv which generates random instruction streams for testing.
- Areas to contribute in RISC-V RTL verification
- Show HN: Random instruction generator for RISC-V processor verification
litmus-tests-riscv
Posts with mentions or reviews of litmus-tests-riscv.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2021-03-06.
-
Areas to contribute in RISC-V RTL verification
Or extending work here on the diy / litmus stuff: https://github.com/litmus-tests/litmus-tests-riscv
What are some alternatives?
When comparing riscv-dv and litmus-tests-riscv you can also consider the following projects:
sail-riscv - Sail RISC-V model
force-riscv - Instruction Set Generator initially contributed by Futurewei
riscv-config - RISC-V Configuration Validator
renode - Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems
riscv-cores-list - RISC-V Cores, SoC platforms and SoCs
sby - SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
Cores-VeeR-EH1 - VeeR EH1 core