panologic-g2
color3
| panologic-g2 | color3 | |
|---|---|---|
| 5 | 3 | |
| 130 | 23 | |
| - | - | |
| 0.0 | 10.0 | |
| almost 3 years ago | over 4 years ago | |
| Verilog | Verilog | |
| Apache License 2.0 | MIT License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
panologic-g2
-
Chisel: A Modern Hardware Design Language
I've used SpinalHDL extensively for hobby projects, which is a close cousin of Chisel. The way it works there is by defining ClockDomain "areas" that contains logic for a particular clock/reset.
Signals can freely travel between different such areas, but unless you explicitly mark those signals as asynchronous, the Verilog code generator will fail with cross-domain clock violations. It's amazing.
Here's an example of an APB bridge with clock domain crossing: https://github.com/tomverbeure/panologic-g2/blob/ulpi/spinal....
The module takes the 2 domains as object parameters: https://github.com/tomverbeure/panologic-g2/blob/9225b86011a...
Here's the code that lives in the APB clock domain: https://github.com/tomverbeure/panologic-g2/blob/9225b86011a...
This is the destination clock domain: https://github.com/tomverbeure/panologic-g2/blob/9225b86011a...
And this is the pulse synchronizer between them: https://github.com/tomverbeure/panologic-g2/blob/9225b86011a...
-
Reverse engineering unsocumented FPGA board?
I have reverse engineered many FPGA boards.
-
Making my first game on FPGA
If you are okay with using a Spartan 6 device and ISE WebPACK, a Panologic G2 has 100k LUT6s, extra RAM and flash, Ethernet, USB, and two DVI/HDMI outputs, for under $50. Here's a github page, about developing for one.
-
Looking for someone who has a good amount of FPGA's that are suitable for cracking bcrypt
If you send me a bitstream, I can try running it, but it will need to provide a way to communicate with the outside world, e.g. over the USB or Ethernet ports. There are hardware details here: https://github.com/tomverbeure/panologic-g2
-
JTAG Programmer for Pano Logic G2?
I picked up a Pano Logic G2 for cheap and need to get a JTAG programmer for it. I'd like to use the Altera toolset. Is there an inexpensive JTAG programmer that I can use for this? I'm not at all familiar with JTAG and having a hard time figuring out what I'd miss out on by going with an off brand programmer.
color3
-
Reverse engineering unsocumented FPGA board?
I have reverse engineered many FPGA boards.
-
Recommended FPGA for HDMI 1080p -> 4K upscaling?
For a project like this, you should do as little as possible with FPGA and use ready-made components instead. There are dedicated HDMI decoding chips on the market. The obsolete eeColor3 uses both HDMI decoding and encoding chips. I have a GitHub repo about it here.
-
Getting into FPGA, needing advice for choosing right platform.
eeColor Color3 units go for around $20 on Amazon or eBay. Breaking it open is a pain (the plastic is very unhappy about getting torn apart.) But after that, it's a very good deal. I have a series of 6 blog posts about how to get to that demo. I also have a Github repo with all the information that I was able to gather, and the example design.
What are some alternatives?
rohd - The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
pin-uart - FPGA board-level debugging and reverse-engineering tool
chipyard - An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more