adi_adrv9371_zc706
adi's adrv9371 example integration with DVB-S2 IP (by OpenResearchInstitute)
hdl
HDL libraries and projects (by analogdevicesinc)
adi_adrv9371_zc706 | hdl | |
---|---|---|
2 | 5 | |
8 | 1,383 | |
- | 2.3% | |
10.0 | 9.1 | |
over 1 year ago | 5 days ago | |
Verilog | Verilog | |
- | GNU General Public License v3.0 or later |
The number of mentions indicates the total number of mentions that we've tracked plus the number of user suggested alternatives.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
adi_adrv9371_zc706
Posts with mentions or reviews of adi_adrv9371_zc706.
We have used some of these posts to build our list of alternatives
and similar projects.
-
Documentation Update
Time to update the documentation at https://github.com/phase4ground/adi_adrv9371_zc706/blob/adrv9371-zc706-dvbs2-integ/design_docs/cobs_decoder/COBS_dec-Entity-Design.md!
- Design Documentation for an Open Source COBS Decoder in VHDL
hdl
Posts with mentions or reviews of hdl.
We have used some of these posts to build our list of alternatives
and similar projects. The last one was on 2023-03-01.
-
Timing diagram help
Have you thought about using ADs source code and pulling what you need to create a front end to their device?
- Vivado 2020.2 IP Repository Suggestion
-
Anyone else feeling extremely frustrated with Xilinx?
The reference designs from Analog Devices are all hand coded complex block designs for both Intel and Xilinx: https://github.com/analogdevicesinc/hdl
-
Intel Quartus Version Control?
There’s 100 million ways people skin this cat. Some people guard this like it’s fort know. ADI publishes theirs on GitHub in adi_hdl that supports both vivado and quartus. https://github.com/analogdevicesinc/hdl
-
Industry development process?
I haven't used this repo, but something like this https://github.com/analogdevicesinc/hdl/tree/master/library