Vulkan-ValidationLayers
prjtrellis
Our great sponsors
| Vulkan-ValidationLayers | prjtrellis | |
|---|---|---|
| 30 | 5 | |
| 699 | 381 | |
| 3.0% | 0.0% | |
| 9.9 | 8.5 | |
| 2 days ago | 3 months ago | |
| C++ | Python | |
| GNU General Public License v3.0 or later | GNU General Public License v3.0 or later |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Vulkan-ValidationLayers
-
Baldurs Gate 3 wont work with Vulkan
If this works then it might actually be a game bug and the game I guess passes invalid shaders when the cache exists... but it seems to work fine on windows vulkan drivers. You could try to run the game with https://github.com/KhronosGroup/Vulkan-ValidationLayers
-
Help a noob out: compute shader synchronization/scheduling
For debugging these kinds of issues, I would recommend enabling the synchronization validation layer.
-
Validation Layers crash Vulkan (on Android)
I would use the debugger to produce a stack trace and look into the validation layers source code. https://github.com/KhronosGroup/Vulkan-ValidationLayers Then I would either file an issue or make a PR there.
-
Managing bindless descriptors in Vulkan
Currently validation layers might generate false-positive errors: https://github.com/KhronosGroup/Vulkan-ValidationLayers/issues/3450
-
Validation layers sporadically cause extended dynamic states to crash.
A'rightey... I was able to reproduce this issue with Sascha Willems basic triangle example, so I am fairly certain, that this is a bug. I've opened an issue.
-
Need help using Vulkan-ValidationLayers as CMake FetchContent
I am really at loss here, I found this issue but it doesn't really help me (I am starting to doubt it's even possible, maybe I'm a clown and doing it wrong...)
- Anyway to get QueueSubmit to wait on Timeline Semaphores?
-
Synchronization layers being triggered by a subpass dependency
Can you post a reproduction case at https://github.com/KhronosGroup/Vulkan-ValidationLayers/issues so we can take a look at it.
-
Emacs Is Not Enough
Which is why a GPU debugger with frame tracing is so much better option.
By the way, there are actually ways to expose a print function on shader code, provided there is driver support.
https://github.com/KhronosGroup/Vulkan-ValidationLayers/blob...
-
Is here a way to turn VkResult into C string?
Huh yeah. Looking through the header the function you want works with c but there are others using c++ features. The reason given is understandable.
prjtrellis
- Project Trellis – Documenting the Lattice ECP5 FPGA Bitstream Format
-
Learning Verilog and FPGA
Yosys, the underlying compiler of ice studio, also targets the much bigger ECP5 FPGA, also by Lattice, which is called Project Trellis: https://github.com/YosysHQ/prjtrellis
Yosys functions more like a software open source tool. So command line compiling. It also has a REPL. It is very quick compared to the commercial solutions. Especially around compile times which can take seconds instead of minutes. YMMV, but I think the consensus is that it's a lot more convenient to use.
In general the hardware toolchains feel very ancient compared to software toolchains.
- Project Trellis – fully open-source flow for ECP5 FPGAs, using Yosys and nextpnr
- 5% of 666 Python repos had comma typo bugs (inc V8, TensorFlow and PyTorch)
-
Lattice ECP3 - any way of working withe them with free license ?
Not that it will lead to anything soon, you could put a feature request in at Project Trellis and offer to test things, or provide hardware if you have extra.
What are some alternatives?
vulkan-guide - Introductory guide to vulkan.
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
Vulkan - Examples and demos for the new Vulkan API
quickstep - Quickstep project
f4pga-arch-defs - FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
pyusb - Easy USB access for Python
icestorm - Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
SDL - Simple Directmedia Layer
apio - :seedling: Open source ecosystem for open FPGA boards
Keras - Deep Learning for humans
6502-exp - 6502 Computer FPGA Peripherals