Arcade_Galaga
Hastlayer-SDK
| Arcade_Galaga | Hastlayer-SDK | |
|---|---|---|
| 1 | 1 | |
| 8 | 295 | |
| - | 1.0% | |
| 5.5 | 8.6 | |
| 9 months ago | 29 days ago | |
| VHDL | VHDL | |
| - | BSD 3-clause "New" or "Revised" License |
Stars - the number of stars that a project has on GitHub. Growth - month over month growth in stars.
Activity is a relative number indicating how actively a project is being developed. Recent commits have higher weight than older ones.
For example, an activity of 9.0 indicates that a project is amongst the top 10% of the most actively developed projects that we are tracking.
Arcade_Galaga
Hastlayer-SDK
-
Demo of achieving hardware acceleration using .NET on cubesats to lower both the risks and costs
Interesting demo of Turning .NET assemblies into FPGA hardware for faster execution and lower power usage using an open source framework.
What are some alternatives?
neo430 - :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
fpu-sp - IEEE 754 floating point library in system-verilog and vhdl
w11 - PDP-11/70 CPU core and SoC
fpu - IEEE 754 floating point library in system-verilog and vhdl
spi-fpga - SPI master and SPI slave for FPGA written in VHDL
sdram-fpga - A FPGA core for a simple SDRAM controller.
forth-cpu - A Forth CPU and System on a Chip, based on the J1, written in VHDL
vunit - VUnit is a unit testing framework for VHDL/SystemVerilog
pico-png - PNG encoder, implemented in VHDL
neorv32 - :rocket: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
pocket-cnn - CNN-to-FPGA-framework for small CNN, written in VHDL and Python